Describing and simulating dynamic reconfiguration in systemC exemplified by a dedicated 3D collision detection hardware

نویسنده

  • Andreas Raabe
چکیده

For my parents, who provided me such a fine start in life. And for Silke, who loves me how I am.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

Characterization of Power-Aware Reconfiguration in FPGA-Based Networking Hardware

Dynamic reconfiguration of FPGA in the networking hardware device is a feature which can be exploited in numerous networking applications. By reconfiguration we can change either the functionality, performance or even energy consumption of an area on the FPGA. This property can be exploited in a number of ways, in different application areas. However, the question of performance and power consu...

متن کامل

Designing for dynamic partially reconfigurable FPGAs with SystemC and OSSS

This paper presents a new approach to design embedded systems based on dynamic partial reconfigurable FPGAs. The approach is intended to allow designing of systems with runtime reconfiguration without explicit specification by the designer. The design entry point is the HDL OSSS, a SystemC extension allowing for synthesizable object orientation and polymorphism.

متن کامل

Dynamic Reconfiguration of an Application on Hybrid Reconfigurable Systems

A formal methodology for automatic hardwaresoftware partitioning and co-scheduling the tasks of an application between Microprocessor and Programmable Logic Devices (PLDs) has become emerging research area of hardware software co-design. The main objective of this research is to get full advantage of hardware utilization and speedup the application execution. Hardware software partitioning and ...

متن کامل

Interoperability between two Models of Computation: Co-simulating with SystemC DE and Bluespec ESL

SystemC has grown its user community for system level design space exploration because of its capability of modeling at abstraction levels of RTL and above. However, designers using SystemC must explicitly manage the concurrency, which often contributes to design difficulties. To counter this difficulty, we extended SystemC with Bluespec-SystemC that we call BS-ESL for electronic system level l...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008